ABSTRACT

[0031] A system memory accessed by a bus master controller is set as non-cacheable.

A bus master status bit is not set for any bus master controller transfer cycles with the non-cacheable memory while the a system processor is in a low power state.